Q: Logic diagram of 8 to 1 line Multiplexer?

Write your answer...

Submit

Still have questions?

Continue Learning about Math & Arithmetic

Binary logic has only two possible values:TRUE or FALSE and these are coded as 1 and 0.

The question could have been written better. I am assuming that you have two inputs each denoted by "a" and want to know which logic function requires both "a"s to be (1 or TRUE) so that the output is 1. The logic function is an AND gate

Boolean logic can be thought of as "0 and 1" logic, or "True or False" logic. Boolean math started out as "True or False" expressions. In computers, the bits stored in memory are interpreted as either a '0' or a '1' (binary numbers). Computer scientists (usually, though you can prove out the concept either way) map '0' = FALSE and '1' = 'TRUE', and thus the operations and decisions made in a computer can be expressed/evaluated as Boolean logic/math expressions.

In Positive logic, we all assume that the more positive (binary) voltage state is One, the less positive voltage state is Zero.Both voltage states could be positive, both could be negative, or they could be opposite polarities.

line in data is y=-2X+6 The perpendicular line will have a slope of = +1/2 Note : m X m' = -1 , m= slope of line 1 ; m'= slope of perpendicular line to line 1

Related questions

using 8:1 mux....

It is the enable line. Used to enable the multiplexer to function. For low enable multiplexers, strobe is set to 0 to enable the multiplexer whereas in high enable multiplexers, it is set 1 to enable the multiplexer.

Jo MUX hai wo circuit ki tarah karya karta hai. adhik jankari ke liye csa ki book search kre. Deepak Shukla. Duble MCA-

20 address line available in 16 to 1 multiplexer 16 for input lines and 4 will be selection lines.

Type your answer here... D0-D7 on 1st 8to1, D8-D15 on 2nd 8to1, S0,S1,S2 to both. The output from 1st 8to1 is D0 on the 2to1, the output from the 2nd 8to1 is D1 on the 2to1 and S3 to the 2to1. The 2to1 provides the final 16to 1 mutiplexed output, OK?

Personally describing VHDL code for multiplexer can be quite difficult without prior knowledge. It takes many VHDLs to be a multiplexer.

Use the multiplexer to choose the correct output based on the inputs (use the truth table).

Advantages are 1: it reduces number of wires. 2:it reduces circuit complexity and cost. 3:it simplifies logic design. 4:we can implement many combinational circuits using MUX. 5:it does not need kmaps and simplification.

f = ~s.a + s.b , thus is the function for a multiplexer. let a not gate with input x and output y. set a = 1 and b =0 to get a not gate. y = ~x.1 + x.0

help

To build a 64 to 1 multiplexer using cascaded 8 to 1 multiplexer, use nine 8 to 1's. Connect the first 8 to each of the 64 inputs, then connect the ninth to the outputs of the first eight. Connect the three address lines of the eight together to form 3 of the address lines. Connect the three address lines of the ninth to form the other three, for a total of 6 address lines selecting 1 of 64 inputs.This is a lot of logic. Fan-in and fan-out may be considerations. If you are trying to scan 64 switches, there may be a better way using an 8-bit output connected to a switch matrix (with diodes if you need more than one at a time close-able) and then connected to an 8-bit input. Even better, consider the 8279 keyboard/display controller.

A NOT logic gate flips the logic signal from 1 to 0 or 0 to 1 :)