0
Want this question answered?
Be notified when an answer is posted
Add your answer:
Earn +20 pts
How many cross points would be required if there were no distinction between input and output lines?
n: inputs n ( n - 1 ) / 2
What are the applications of IC 74147?
This is a priority encoder. When the individual input lines are driven low, this chip outputs the index number of the highest-numbered input line that is low, in binary-encoded form, on its four output lines. If inputs 2 and 6 are both low, the output is 6 (1010). If 6 and 8 are both low, the output is 8. If 2, 6, and 8 are low, the output is 8. And so on.
Which inputs device can you use to draw lines and other shapes?
keyboard
Is there a triangle with 2 lines of symmetry?
An equilateral triangle contains at least 2 lines of symmetry (it actually contains 3 lines of symmetry). An equilateral triangle is also radially symmetric.If the question is "Is there a triangle with exactly 2 lines lines of symmetry?", the answer is no.
If two lines intersect then there is(are) that contain(s) them.?
There is a plane that contains them.
What decoder chip converts 7 lines to 3 lines?
Decoder is a circuit which have n inputs and 2^n outputs.I think you want to say encoder which have 2^n input and n output lines. So your required chip is 8(2^3)X3 encoder which does not exist.
Number of control lines for a 16 output decoder?
4
What is difference between decoder and demultiplexer?
mohammed.eng.2005@gmail.com ---- The differences between these two circuits is subtle, as far as I can tell. A demux simply selects an output line, nothing more. It's a glorified switch. A decoder takes n inputs, and uses those inputs to determine which of the 2^n output lines is high. This is the difference, I think. A decoder is designed to simply keep one line high. A demux is designed to set one output equal to the input (whether it be high, low, or a changing signal).
I wanted the theory for implementation of full adder using 3 to 8 decoder and 4 input nand gates?
A full adder is a logic circuit that take two inputs and a carry input, and produces an output and a carry ouput. It is one stage in a multi-bit adder. The truth table is: ABC RC D000 00 0001 10 1010 10 2011 01 3100 10 4101 01 5110 01 6111 11 7The columns are A, B, Carry Input, Result, Carry Output, and Decoder Output You can use a 3 to 8 decoder to generate these 8 lines. Look at the R and C outputs, and note that there are 4 combinations of inputs thet generate a 1 or a 0. For each of Result and Carry Ouput, connect the decoder output representing the 0 state to those four lines. (Result = 0, 3, 5, 6. Carry Output = 0, 1, 2, 4) What you are doing logically is or'ing the lines to produce the 1's. Since you have nands instead or ors, treat the nands as nors and pick the opposite inputs.
How can you design 4-to-16 decoder with five 2-to-4 decoder?
It turned out to be very easy))) But I was thinking for a while to solve the problem... )))Ok. Lets say we have inputs S3..S0. Let S3 and S2 go to inputs of each of FOUR of decoders; and S1 with S0 go to the inputs of the FIFTH decoder. The four outputs of the FIFTH decoder go to enable lines of the four decoders. Voila! It might be confusing, but just draw the whole thing and you'll see. Now you just need to enable the fifth decoder... HA-HA!
Why are inverters on the output of the 74LS138 CHIP?
In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. The DM74LS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter.
How many cross points would be required if there were no distinction between input and output lines?
n: inputs n ( n - 1 ) / 2
What is the difference between a modem and multiplexer?
A decoder takes n inputs and produces 2^n outputs. An encoder takes 2^n inputs and produces n outputs.A multiplexer selects one line from many lines. The inverse of selection is distribution. A demux essentially transmits data from one line line to 2^n possible output lines. The output line is determined by n select lines. In short, a multiplexer selects an input line, a demultiplexer selects an output line.The differences between these two circuits is subtle, as far as I can tell. A demux simply selects an output line, nothing more. It's a glorified switch. A decoder takes n inputs, and uses those inputs to determine which of the 2^n output lines is high. This is the difference, I think. A decoder is designed to simply keep one line high. A demux is designed to set one output equal to the input (whether it be high, low, or a changing signal).
How does demux differ than decoder?
the basic difference is that there is 1 input line for the demux whereas a decoder has no input lines
What is ic 74150?
It is a data selector. There are 16 digital input lines, 4-bit decoder, strobe and output pin. So you put a 4-bit binary number from 0-15 into ABCD bits and the corresponding input value is found on output at the strobe time.
What are the applications of IC 74147?
This is a priority encoder. When the individual input lines are driven low, this chip outputs the index number of the highest-numbered input line that is low, in binary-encoded form, on its four output lines. If inputs 2 and 6 are both low, the output is 6 (1010). If 6 and 8 are both low, the output is 8. If 2, 6, and 8 are low, the output is 8. And so on.
What do mean by time division switching?
Time division space switching:-suppose there are 'n' input lines and 'n' output lines connected to the bus each via switches.The switches being controlled by the decoder using the counters and control memory etc.So in the most basic form there is a counter connected to an n to 2^n decoder which controls the connection of the input and the output line to the bus.2 basic types are:input controlled time division switchingoutput controlled time division switching
